

9 a power gating circuit coupled to the power
10 amplifier and including a power gate input responsive
11 to a power gating signal to remove RF power from at
12 least a portion of the waveform, thereby reducing DC
13 power consumption of the power amplifier.

1 2. The processing system of claim 1, wherein
2 the power gating signal is indicative of
3 unavailability of uplink data in the memory.

1 12. The method of claim 10, wherein power gating
2 comprises power gating at least a payload of the frame
3 signal in response to too little uplink data in the

1 17. The processing system of claim 10, wherein
2 power gating further comprises maintaining at least
3 one synchronization field in the frame signal.

4 a packet switch routing self addressed uplink
5 data to a memory, the memory comprising at least first
6 and a second downlink beam hop location storage; and

1 19. The processing system of claim 18, further
2 comprising a filter coupled to a modulator output
3 carrying the waveform.

1 20. The processing system of claim 19, wherein
2 the waveform has frequency content removed in a
3 passband region of the filter in response to the power
4 gating signal.

22. The processing system of claim 21, wherein a second payload section of the waveform has frequency content remove in the passband region of the filter in response to the power gating signal.